
feedback1_i
I0
I1
O
RTL_XOR
feedback0_i
RTL_XOR
feedback_i
RTL_XOR
lfsr_reg[7:0]
C
D
Q
PRE
RTL_REG_ASYNC
clk
rst_n
en_i
stall_i
I0[2:0]
I1[2:0]
=
RTL_EQ
en_o_i
RTL_AND
en_o